PLL Design Using the PLL Design Assistant Program
نویسنده
چکیده
The PLL Design Assistant package is provided as a self-extracting executable file for Windows 2000/Xp. Simply download the file setup_pll_design.exe, run it in Windows (i.e., double click on it in Windows Explorer), and then follow the setup instructions. To run the program: Click on the PllDesign icon created during the installation process. The PLL Design Assistant provides a graphical user interface methodology to the design of phase locked loops. Instructions for using the tool are provided in the pages that follow. It is worthwhile, however, to point out a few of the documentation features of the program before we begin. The program allows you to save and later reload its user specified settings using the Open and Save commands under the File menu item. In addition, plots made by the tool can be saved in either color or black-and-white postscript format using the Print Plot command under the File menu item. Finally, a very handy feature is the ability to selectively save the parameter window or plot window to the Windows clipboard by using the Copy Parameters to Clipboard or Copy Plot to Clipboard commands, respectively, under the Edit menu item. This last feature allows one to easily include results from the tool into PowerPoint or Word documents. Error messages generated during program operation will appear in the command window that appears when the tool is run. Finally, the preferred way of closing the tool is to click Close under the File menu item. 1) Designing G(f) according to an elliptic filter shape is currently not supported due to a Matlab compiler problem.
منابع مشابه
Behavioral Simulation of A Second Order Discrete Time Delta‐Sigma ADC Using CppSim
Upon completion of the installation, you will see icons on the Windows desktop corresponding BLOCKINto BLOCKINthe BLOCKINSue2, BLOCKINCppSimView, BLOCKINand BLOCKINPLL BLOCKINDesign BLOCKINAssistant. BLOCKIN BLOCKINPlease BLOCKINread BLOCKINthe " CppSim/VppSim Primer " document, which is also at the same web address, to become BLOCKINacquainted BLOCKINwith BLOCKINCppSim BLOCKINand BLOCKINits BL...
متن کاملطراحی PLL دو حلقه ای مبتنی بر آشکارسازی فاز پنجرهای با سرعت قفل بالا، توان مصرفی و اسپور مرجع پایین
In this paper, a dual loop PLL with short locking time, low power consumption and low reference spur is presented. The output frequency and reference frequency of the designed circuit are 3.2 GHz and 50 MHz, respectively, aimed to WiMAX applications. In the proposed circuit in locked state, some parts of the circuit could be powered off, to reduce overall power consumption. Phase detection in t...
متن کاملDesign of Gate-Driven Quasi Floating Bulk OTA-Based Gm–C Filter for PLL Applications
The advancement in the integrated circuit design has developed the demand for low voltage portable analog devices in the market. This demand has increased the requirement of the low-power RF transceiver. A low-power phase lock loop (PLL) is always desirable to fulfill the need for a low power RF transceiver. This paper deals with the designing of the low power transconductance- capacitance (Gm-...
متن کاملBehavioral Simulation of a 4-Order CT Delta-Sigma ADC with VCO-Based Integrator and Quantizer
Setup Download and install the CppSim Version 3 package (i.e., download and run the self-extracting file named setup_cppsim3.exe) located at: Upon completion of the installation, you will see icons on the Windows desktop corresponding to the PLL Design Assistant, CppSimView, and Sue2. Please read the " CppSim (Version 3) Primer " document, which is also at the same web address, to become acquai...
متن کامل